#### Introduction

#### CPE380/CS380, Spring 2024

#### Hank Dietz

http://aggregate.org/hankd/




## **Course Overview**

- You know how to write a simple program... from CS courses
- You know how to build simple combinatorial and sequential logic circuits from ECE courses (especially CPE282 or EE280/EE281)
- This course fills the gap between the two:
  - So you can better **specify & use** that stuff
  - So you can create the stuff in between
  - There will be implementations in Verilog


```
module mul(ready, c, a, b, reset, clk);
parameter BITS = 32;
input [BITS-1:0] a, b;
input reset, clk;
output reg [BITS*2-1:0] c;
output reg ready;
reg [BITS-1:0] d;
reg [BITS-1:0] state;
reg [BITS:0] sum;
always @(posedge clk or posedge reset) begin
  if (reset) begin
    ready \leq 0;
    state <= 1;</pre>
    d <= a;
    c <= {{BITS{1'b0}}, b};</pre>
  end else begin
    if (state) begin
      sum = c[BITS*2-1:BITS] + d;
      c <= (c[0] ? {sum, c[BITS-1:1]} :</pre>
             (c >> 1));
      state <= {state[BITS-2:0], 1'b0};</pre>
    end else begin
      ready \leq 1;
    end
  end
end
endmodule
```

# Verilog 32-bit Multiplier



### Textbook

- The text is: *Computer Organization & Design, 5<sup>th</sup> Edition: The Hardware/Software Interface* by Patterson & <u>Hennessy</u>
- You can use any MIPS edition from 2<sup>nd</sup> 6<sup>th</sup>, but we'll reference sections from the 5<sup>th</sup>
- We will not assign problems from the text
- Lots of additional materials at the course URL and presented in class... text is reference only



# Grading & Such

- One midterm exam, ~15%
- One final exam, ~20%
- Material from lectures, the text as cited, canvas, or from the course URL: http://aggregate.org/CPE380/
- Individual & team Projects, ~50%
- Homework, ~15%
- You are expected to regularly attend class
- I try not to curve much; always in your favor

### **Course Content**


Lectures 1 3 4 1 4 2 4 4 4 3	<b>Topic</b> Introduction Verilog (individual project) Multi-cycle machine (team project) Performance analysis Machine & assembly languages Single-cycle machine (team project) Integer & float arithmetic Pipelined machine (team project) Memory hierarchy
	Pipelined machine (team project) Memory hierarchy
1 2	I/O and peripherals Supercomputing & parallel processing

#### **Schedule Notes**

- You'll be reading and writing Verilog code
  - You'll see lots of Verilog implementations
  - There are 1 individual and 3 team projects
- I will be presenting two papers at the EI2024 (IS&T Electronic Imaging) conference and will be in flight, so NO CLASS January 23

# Me (and why I'm biased)


- Hank Dietz, ECE Professor and James F. Hardymon Chair in Networking
- Office: 203 Marksbury
- Research in parallel compilers & architectures:
  - Built 1<sup>st</sup> Linux PC cluster supercomputer
  - Antlr, AFNs, SWAR, FNNs, MOG, ...
  - Various awards & world records for best price/performance in supercomputing
- Lab: 108/108A Marksbury I have TOYS!












# Let's Talk About Computers

- Embedded computers, IoT (Internet of Things)
- Personal Mobile Devices (PMDs)... usually "smart phones" and tablets
- Personal Computers (PCs)
- Servers
- Supercomputers
- Clusters, Farms, Grids, and Clouds (Warehouse Scale Computers – WSC, Software as a Service – SaaS)


#### **M-Unit Sales, Global Personal Electronics**




https://www.grandviewresearch.com/industry-analysis/personal-consumer-electronics-market


#### What's Inside?


























## **Processor Terminology**

- CPU Central Processing Unit
- PE, Core Processing Element
- Processor CPU or chip containing PEs
- "Computer Family" same ISA
- x86, IA32, x64/AMD64 Intel 386-based ISAs
- MIPS, ARM, SPARC other common ISAs
- DSP Digital Signal Processor
- GPU Graphics Processing Unit
- Tensor Matrix support for neural networks
- Quantum Combinatorial use of superposition

## **Complexity is Increasing!**

- Lots of things you use every day have
   BILLONS of components!
- You don't live long enough to know it all

Frontier Supercomputer: 8,730,112 cores, 1.102 Exaflop/s

100


IIIII

ENERGY

Hewlett Packard

AMD

FRØNTIER



#### Abstraction "Onion"


Applications	
Operating System	
HLLs	
Assembly Language	$\setminus$ $\setminus$ $\setminus$
Machine Code	$\setminus \setminus \setminus$
Fn Units & Modules	
Gates	
Transistors	
Materials	

# Software Layers

- Applications...
- Operating Systems (OS)...
- High-Level Languages (HLLs) Aka, High Order Languages (HOLs)
  - Designed for humans to write & read
  - Modularity
  - Abstract data types, type checking
  - Assignment statements
  - Control constructs
  - I/O statements

#### Instruction Set Architecture

- ISA defines HW/SW interface
- Assembly Language
  - Operations match hardware abilities
  - Relatively simple & limited operations
  - Mnemonic (human readable?)
- Machine Language
  - Bit patterns 0s and 1s
  - Actually executed by the hardware



#### Hardware Layers

- Function-block organization
- Gates & Digital Logic (CPE282 stuff)
- Transistors
  - Used as bi-level (saturated) devices
  - Amplifiers, not just on/off switches
- Materials & Integrated Circuits
  - Implementation of transistors, etc.
  - Analog properties

#### Who Does What?

- Instruction Set Design, by Architect
  - Machine & Assembly Languages
  - "Computer Architecture"
  - Instruction Set Architecture / Processor
- Computer Hardware Design, by *Engineer* 
  - Logic Design & Machine Implementation
  - "Processor Architecture"
  - "Computer Organization"

# How To Use Layers

- Things are too complex to "know everything"
- Need to know only layers adjacent
  - Makes design complexity reasonable
  - Makes things reusable
- Can tunnel to lower layers
  - For efficiency
  - For special capabilities

## **8 Great Ideas**

- Design for Moore's Law
- Abstraction
- Make the common case fast
- Pipelining
- Parallelism
- Prediction
- Hierarchy of memories
- Dependability via redundancy



# SI Terminology Of Scale

1000^1	kilo	K	1000^-1	milli	m
1000^2	mega	Μ	1000^-2	micro	U
1000^3	giga	G	1000^-3	nano	n
1000^4	tera	Т	1000^-4	pico	р
1000^5	peta	Ρ	1000^-5	femto	f
1000^6	exa	Ε			

- 1000^x vs. 1024^x
- 1 Byte (B) is 8-10 bits (b), 4 bits in a Nybble
- Hertz (Hz) is frequency (vs. period)

### Conclusion

- LOTS of stuff to know about... focus of this course is the basic stuff around the ISA and its implementation
- A lot of computer system design is about how to build efficient systems despite incredibly high and rapidly increasing system complexity
- Look at the history references on the WWW: not to memorize who, what, when, & where, but to see trends...